summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Collapse)Author
2026-01-02Apply some clippy-suggested fixestaitep
2026-01-02Switch from std::mpsc channels to crossbeamtaitep
2025-12-31Make MMIO devices not have control of the address of exceptionstaitep
2025-12-31Change some ordering in core.rs and deduplicate core command handlingtaitep
2025-12-30Finish RV64Mtaitep
2025-12-30Improve exception dumps and general debug info, make the emulator capable of ↵taitep
running the riscv ISA tests, and perform some general fixes i found while making it pass the tests for RV64I
2025-12-30Implement DIVtaitep
2025-12-30Implement MULtaitep
2025-12-28Remove consts.rs and just use plain typestaitep
2025-12-27Implement ECALL and EBREAK, the final RV64I instructions!taitep
2025-12-27Add exception values (what will go in mtval/stval)taitep
2025-12-27Initial FENCE implementationtaitep
2025-12-27Add checks to make sure that ram has a size that is a multiple of 8taitep
2025-12-27Relicense to BSD 2-Clause to align better with the RISC-V communitytaitep
2025-12-27Fix some warningstaitep
2025-12-27Implement a GDB stub and fix another huge issue in S-type immediate decodingtaitep
2025-12-26Make execload respect the static ram starttaitep
2025-12-26Make macros for R/I-type operations and use them to implement basically ↵taitep
every single one i think
2025-12-26Make branches macros and implement all of themtaitep
2025-12-26(BIG CHANGE) memory handling has changed, MMIO is now a 2 level page table, ↵taitep
misaligned access supported, addresses not internally split to page and offset immediately, all load/store instructions implemented. Might still have bugs
2025-12-24Small refactor in exception handling in core.rstaitep
2025-12-24Add a default implementation for the memory device interface that just ↵taitep
returns access faults
2025-12-24EXCEPTION SYSTEM (initial version - may change later)taitep
2025-12-23remove unused imports in main.rstaitep
2025-12-23ADD ELF SUPPORTtaitep
2025-12-23Add license headers to files missing themtaitep
2025-12-23Comment out the unused 'Pause' instruction resulttaitep
2025-12-23Implement SRLItaitep
2025-12-23Implement SHtaitep
2025-12-23Remove some debug messages i forgottaitep
2025-12-23Implement BLTtaitep
2025-12-23Fix s-type immediate decodingtaitep
2025-12-23Improve error messagingtaitep
2025-12-23Remove an unused import in main.rstaitep
2025-12-22Implement LWtaitep
2025-12-22Improve the debug messages when invalid instructions are found (again)taitep
2025-12-22Implement BLTUtaitep
2025-12-22Implement LHtaitep
2025-12-22Implement BGEUtaitep
2025-12-22Improve the debug messages when invalid instructions are foundtaitep
2025-12-22Pull out memory access instructions from rvi.rs to their own filetaitep
2025-12-22Implement SWtaitep
2025-12-22Implement SUBtaitep
2025-12-22Implement ORtaitep
2025-12-22Implement AND and improve formatting and ordering in rvi.rstaitep
2025-12-22Implement ADDtaitep
2025-12-22Fix page offset miscalculation in instruction fetchtaitep
2025-12-22WHY WAS I USING S-TYPE IMMEDIATE IN LD (also add some more debugging info on ↵taitep
an exception)
2025-12-21Improve UART by using nonblocking stdintaitep
2025-12-21Implement LD and BNEtaitep
generated by cgit v1.2.3 (git 2.46.0) at 2026-03-31 04:24:44 +0000