blob: f5d0631bb3c0e4c400097276cda44f2c7a750d20 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
# trve
taitep's RISC-V Emulator.
The goal is to support at least RV64GC and be able to run Linux,
potentially more. No plans for RV32I or RV32/64E.
## Current Use
Currently, the emulator is nowhere near complete,
its not even at rv64i, but it does work for a subset of it.
The emulator will load a raw binary image from the file `./img` into RAM,
which starts at 0x80000000 and is currently 1MiB,
and start execution at the start of the image/ram.
There is also a debug out page starting at `0x00000000`-`0x00001000`.
Anything written to it will be logged out in hex.
Currently there is no input, altho i might get around to making
an early UART kinda soon.
|
